This paper presents a new approach to hardware reengineering automation based on a programmable and extendable framework with an internal language-independent device model. This approach allows solving some specifi c reengineering cases which cannot be covered by existing approaches. We also propose a new hybrid mode combining multiple description layers. This model can be applied to complex architecture analysis and transformation purposes. In addition to this approach we describe a framework prototype called “PHRT” aiming at reengineering of single-chip digital devices. PHRT implements the proposed hybrid model and supports multiple formats (VHDL, Verilog, EDIF, etc.). PHRT can be integrated with existing development tools from thirdparty vendors. Several Russian companies successfully use this prototype for testing instrumentation and reliability assurance. Our further work deals with the extension of this hybrid model and its application to specifi c analysis and
transformation cases.
REFERENCES
1. Baxter I., Pidgeon C., and Mehlich M. “DMS: Program transformations for practical scalable software evolution”, in Proceedings of the 26th International Conference on Software Engineering, ser. ICSE ‘04. Washington, DC, USA: IEEE Computer Society, 2004, pp. 625–634.
2. Gaisler A. and Goteborg S. “LEON3 multiprocessing CPU core”, Product Sheet, 2010.
3. JSC Micron, “Micron — Sitronics Microdesign”, 2013. [Online]. Available: http://www.
mikron.sitronics.com/about/business/smicrodesign/
4. “An aspect-oriented, model-driven approach to functional hardware verifi cation”, Journal of Systems Architecture, 2011.
5. Nenashev O. “Developing a programmable toolkit for automated structural redundancy insertion” in Best papers of XXXIX SPBSTU Week of Science, vol. 1. Saint Petersburg: SPBSTU, 2011.
6. Nenashev O. “Developing an automated reengineering methodology of digital systems on chip described by HDL specifi cations”, master’s thesis, Saint-Petersburg State Polytechnic University, Saint Petersburg, 2011.
7. Nenashev O. “Automated test instrumentation of reliable digital devices for in-circuit
testing”, vol. 3. Saint Petersburg: SPBSTU, 2013, pp. 64-68.
8. Nenashev O. “PHRT homepage”, https://github.com/oleg-nenashev/phrt/wiki, 2013.
[Online]. Available: https://github.com/oleg-nenashev/phrt/wiki
9. Niton B., Pozniak K. and Romaniuk R. “Plug-in to Eclipse environment for VHDL
source code editor with advanced formatting of text”, in Proceedings of SPIE, vol. 8008, 2011, p. 80080Q.
10. Open JTAG Project Contributors, OpenJTAG project main page,” 2013. [Online]. Available: http://www.openjtag.org/
11. OpenRISC Project Contributors, “OpenRISC main page”, 2013. [Online]. Available:
http:// openrisc.net/
12. I. Quartus, “Handbook version 13.0”, Altera, Tech. Rep, San Jose, Tech. Rep., 2013.
13. J. F. Smart, “Jenkins: The Denitive Guide”, O’Reilly Media, 2011.
14. J. Vidal, F. De Lamotte, G. Gogniat, P. Soulard, and J. Diguet, “A co-design approach for embedded system modeling and code generation with UML and MAARTE” in Design, Automation & Test in Europe Conference & Exhibition, 2009, pp. 226-231.
